

EGC442

Class Notes

4/28/2023


Baback Izadi

Division of Engineering Programs

bai@engr.newpaltz.edu


Decreasing Miss Ratio with Associativity

Associativity: Reducing cache misses by more flexible placement of blocks



4-Way Associative Cache Organization

word size
4 bytes



Byte offset

Block size
1 word

Hit

Data

random replacement

1) Assume a two-way set-associative cache with one byte word size, 8-one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: 1, 9, 6, 5, 1, 6. Show the hits and misses and final cache contents.

	A ₄	A ₃	A ₂	A ₁	A ₀	index
1 Miss	1	6	8	4	2	1
9 Miss	0	1	0	0	0	1
6 Miss	0	0	1	1	0	0
5 Miss	0	0	1	0	1	1
1 hit	0	0	0	0	1	1
6 hit	0	0	1	1	0	0

A ₁ A ₀	set 1	set 2
00		
01	1	9, 5
10	6	
11		

FIFO

word size = 1 byte

2) Assume a fully associative cache with 4 one word blocks. Given the following sequence of block addresses, indicate if each request results in a cache hit or miss: 1, 9, 6, 5, 1, 6. Show the hits and misses and final cache contents.

1, 9, 6, 5, 1, 6
M M M M M H

1 Miss



9 Miss

6 Miss


5 Miss

1 ~~Hit~~ ~~Miss~~ Hit

6 Hit




3) What kind of cache memory is depicted below:



Byte offset
4 way associative

$2^8 = 256$
4 bytes



4K cache

4 The ____ of every cache block within the appropriate set of a set-associative cache is checked for a match against the memory block address.

- index
- tag
- block offset

5 A four-way set-associative cache with 32-one word blocks requires ____ comparators to compare the tags of each element within the set.

- 4
- 8
- 32

6 A direct mapped cache with 32-one word blocks requires ____ comparator(s) to compare the tags of of an element with the memory block address.

- 1
- 32

7 Which block in the cache is replaced by memory block 29?

Cache configuration: 4-way set-associative cache with 8-one word blocks

Replacement scheme: LRU

Sequence of previously accessed block addresses: 5, 13, 21, 13, 5

(Note: All memory block addresses map to cache set 1)

- Mem[5]
- Mem[13]
- Mem[21]
- None. An element in set 1 is unused, so Mem[29] is placed in the fourth element of set 1.

Correct

The tags of all the blocks in the set must be searched to determine if the memory block is contained in the cache.

Correct


4 indicates the numbers of blocks within a set and the number of comparators to determine which element of the selected set matches the tag.

Correct

A single comparator is needed because the entry can be in only one block of the cache.

Correct

The cache has two sets (0 and 1) and 4 blocks per set. The fourth block of set 1 is unoccupied, thus Mem[29] is placed in the fourth block of set 1. The replacement scheme has not yet been used.



8) Design a two ways set associative cache with the following parameters:

- Address size: 32 bits
- Cache data size: 4 KB
- Cache block: 1 word (4 bytes)


word size

$$4k \div 2 = 2k \text{ each}$$

$$2k \div 4 = 512 \text{ words}$$

$$2^9$$

$$32 - 11 = 21 \text{ tag}$$




9) For the following depicted diagram

- a. Identify the cache architecture \rightarrow 2 way Associate
- b. What is the total cache size in words?
- c. What is the index and tag when accessing memory location 0x0034FC08?

$2^8 = 256 \times 2 = 512 \text{ words}$

$* 4 = 2 \text{ KB}$


tag




index
2

10) The following is a series of address references given as word addresses: 9, 4, 20, 4, 8, 15, 5, 19, 4, 20, 4, 22, 7, 17, 10. Assume a cache with a capacity of 16 words and the word size of 1 byte → No byte offset
 a. For two ways set associative, show the hits and misses and final cache contents. Location

Location	Hit/Miss?
9	M
4	M
20	M
4	M H
8	M
15	M
5	M
19	M
4	H
20	H
4	H
22	M
7	M



b. For a fully associated cache, show the hits and misses and the final cache contents.



Location	Hit/Miss?
9	M
4	M
20	M
4	H
8	M
15	M
5	M
19	M
4	H
20	H
4	H
22	M
7	M

11. Assume an instruction cache miss rate for an application is 2% and the data cache miss rate of 4%. Assume further that our CPU is running at 2 GHz and has a CPI of 2 without any memory stalls. The main memory access time is 100 ns.

- Determine the overall CPI with the indicated misses, provided the frequency of all loads and stores in the application is 20%.
- Suppose we like to add a second level cache with an access time of 5 ns, which has an instruction miss rate of .5% and data cache miss rate of .8%. Determine the overall CPI.

a.
$$CPI = 2 + \overset{\text{Instr.}}{2\%} * 20 + 4\% * 20\% * 200$$

$2\text{ GHz} \rightarrow .5\text{ ns}$
 $100\text{ ns} \Rightarrow 200\text{ cycles}$

$$= 2 + 4 + 16 = \cancel{24} \quad \boxed{7.6}$$

b.
$$CPI = 2 + 2\% * 10 + 4\% * 20\% * 10 +$$

$$.5\% * 200 + .8\% * 20\% * 200$$

$$= 2 + .2 + .08 +$$

$$= \boxed{3.6}$$

